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I. INTRODUCTION
F OR MANY years, the fabrication of ICs on silicon-on-insulator (SOI) has been recognized as attractive because of the advantages of full dielectric isolation. However, the presence of insulator beneath the finite volume of active silicon layers leads to floating body effects [1] . High minority carrier lifetime can lead to amplification of the impact-ionization-generated hole current through the parasitic bipolar structure of the SOI MOSFET. The major problems due to lateral bipolar gain are the lowering of breakdown voltage and latch-up.
Single pocket (SP) MOSFET structures suppress many shortchannel effects like rolloff and drain-induced barrier lowering (DIBL) [2] . More importantly, the SP-SOI device, which has a lower doping near the drain, tends to reduce the hot carrier effects by lowering the drain field and thus impact ionization [3] - [5] . In this work, we have looked at the floating body effects in SP-SOI and compared their performance with the conventionally doped (homogeneous channel) SOI MOSFETs. The gate-induced drain leakage (GIDL) mechanism has been used to characterize the lateral parasitic bipolar transistor gain " " in both SP and conventional (CON) SOI MOSFETs.
II. GATE INDUCED DRAIN LEAKAGE CURRENT
GIDL is the off-state leakage current in MOSFETs, which occurs when the gate potential is very low or negative, in which case the front channel is off or in accumulation, and a high drain potential is applied [6] . The leakage current is the tunneling current in the deep depletion region due to the high vertical electric field in the gate-to-drain overlap region, where the band bending is maximum, which enables tunneling. The tunneling theory predicts that [7] ( 1) where is a pre-exponential constant and has a theoretical value of 21.3 MV/cm. is the surface electric field. The physical mechanism for GIDL in SOI MOSFETs is identical to the bulk MOSFETs [6] , [8] with a few notable exceptions due to its floating body. The resultant electrons move out from the drain. However, the holes, unlike in bulk device, cannot flow out from substrate and therefore get accumulated in the body. This forward biases the source-body junction, which is the emitter-base junction of the parasitic BJT. The hole current serves as the base current for the lateral bipolar transistor and is amplified by the gain of the lateral BJT. The resultant current near the drain junction is thus given by (2) where is the gain of the lateral BJT.
The basic GIDL current ( ) is independent of channel length, whereas the current gain of the lateral BJT increases as the base width (channel length) decreases. This shows that, by taking a ratio of drain current of a short-channel device to a long-channel device, the parasitic bipolar gain in an SOI MOSFET can be characterized. This GIDL current technique is a good method for parasitic bipolar characterization since it does not require a body contact [8] . the SP MOSFETs it is done after the poly definition at a tilt angle of 15 from the source side. E-beam lithography is used to define the poly-Si gate. The thickness of the gate oxide and Si film are 3.9 nm and 35 nm respectively. Bulk devices were also fabricated during the same run with identical gate oxide thickness. A two-step Titanium silicidation process with Ge pre-amorphization is implemented to control the silicide depth and reduce the series resistance. The first step anneal is 450 C, 3 min followed by a selective etch to remove TiN and unreacted Ti. The second step is 780 C, 30 s. Such a low temperature silicidation reduces the dopant redistribution, which is important to realize SP profiles in the deep sub-m regime [3] .
IV. RESULTS AND DISCUSSION
Bulk and SOI (CON and SP) devices were used to study GIDL behavior in this work. The devices were biased with gate in accumulation, at Volt. The measured drain currents in bulk transistors are shown in Fig. 1 . Different channel length bulk MOSFETs exhibit identical GIDL currents, independent of the channel length, as expected. In order to verify that the measured current is in fact due to the GIDL mechanism and not due to junction leakage, the experimentally measured is plotted against in Fig. 2 , following (1) for SOI (CON and SP) MOSFETs. This plot was obtained by ramping the gate in accumulation at a constant . All the measured data with the same oxide thickness fall approximately on a straight line in agreement with the tunneling theory (1) . From the slope of the characteristics, an experimental value of MV/cm was obtained, which is in good agreement with the reported value of MV/cm [6] . GIDL measurements were then performed to measure the lateral parasitic bipolar gain in CON and SP-SOI MOSFETs. The measured drain current at V and for varying drain biases is plotted in Fig. 3 . In SOI devices, drain current increases with decrease in the channel length since the base width of the lateral parasitic bipolar transistor decreases with . This can be seen for the CON and SP-SOI devices with channel lengths of 10 m and 0.25 m, with the 0.25 m device showing a higher drain current due to the presence of an amplification factor. Value of is obtained using (2) by taking a ratio of drain current in a long channel transistor (10 m) to drain current in a short channel transistor. As has been shown on bulk devices, does not depend on the channel length, and any increase in GIDL current observed in SOI devices as a function of channel length can be attributed to the parasitic bipolar action. Using this technique, the value of obtained is 29 for m in CON-SOI device at a of 2.75 V. Thus, our results confirm that the enhancement of off-state GIDL current becomes significant for CON short-channel SOI MOSFETs due to the parasitic bipolar action, as has been reported earlier [8] . In order to determine the reduction of parasitic bipolar current gain in SP-SOI, drain currents for these devices are plotted in the same plot (Fig. 3) for identical channel lengths. As has been mentioned earlier, the SP-SOI devices are fabricated on the same wafer and have gone through the same process sequence except for the adjust implant step, which is done after the poly definition. As the results show, the 10 m channel length SP-SOI MOSFET shows identical GIDL behavior as that of conventional SOI, while the 0.25 m channel SP-SOI transistor shows close to an order of magnitude lower drain current compared to the conventional SOI devices, indicating a suppression of bipolar action in the SP-SOI MOSFETs. Lateral parasitic bipolar gain calculated using equation (2) gives a value of for m SP-SOI device. The simulations were also carried out using two-dimensional (2-D) device simulator Medici [9] . The simulated lateral electric field variation is shown in Fig. 4 . A lower peak lateral electric field for SP-SOI MOSFET is observed near the drain junction, due to a lower doping near the drain side of the channel. SP-SOI devices have therefore lower rate of impact-ionization as compared to CON devices. Since " " of the parasitic bipolar transistor is known to be a strong function of the injection currents (due to impact generated carriers) [10] , SP-SOI devices have been effective in the reduction of the parasitic bipolar gain for these MOSFETs. Hence, channel engineering can be an effective means for alleviating the floating body effects in deep sub-m SOI MOSFETs, where the second-order effects like GIDL currents cannot be neglected due to the parasitic bipolar action.
V. CONCLUSION
The parasitic bipolar action in the SOI MOSFET leads to a significant enhancement of GIDL currents for short-channel conventional SOI MOSFETs. From the GIDL currents, parasitic bipolar current gain values for conventional and SP-SOI MOSFETs have been experimentally evaluated. The extracted parasitic bipolar gain values are an order of magnitude lower for the SP-SOI MOSFETs in the quarter micron channel length regime. The suppression of floating body effects in SP-SOI is attributed to a lower peak electric field near the drain junction in these MOSFETs and the resulting lower injection current levels.
